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RESUMO
Apesar da existeˆncia de muitas alternativas para gerac¸a˜o de base de tempo,
na˜o ha´ ainda uma refereˆncia de tempo totalmente integra´vel que possa ofer-
ecer simultaneamente alta precisa˜o, baixa poteˆncia e custo de produc¸a˜o re-
duzido; portanto, na˜o ha´ uma refereˆncia de tempo ideal capaz de ter perfor-
mance melhor do que os osciladores a quartzo disponı´veis no mercado. O
objetivo principal desse trabalho e´ de tentar encontrar uma soluc¸a˜o em tec-
nologia CMOS de uma refereˆncia de tempo capaz de substituir osciladores
a quartzo na frequeˆncia de 32 kHz. Isso implica em projetar um oscilador
de baixa poteˆncia, alta precisa˜o e que seja pouco sensı´vel as variac¸o˜es de
processo, de tensa˜o e de temperatura. Os elementos ba´sicos do oscilador de
relaxac¸a˜o deste trabalho sa˜o um transistor zero-Vt que opera como resistor
e uma fonte de corrente especifica de transistor zero-Vt. Foi desenvolvido
tambe´m um Schmitt trigger com entrada de corrente e uma fonte de corrente
controlada por tensa˜o capaz de acompanhar a variac¸a˜o de corrente devido as
variac¸o˜es de processo, tensa˜o e temperatura. As medidas do oscilador fabri-
cados mostraram uma variacao de +/− 30ppm/◦C na faixa de temperatura
de -20◦C ate 80◦C e uma variac¸a˜o menor do que+/−500ppm/V para tensa˜o
de alimentac¸a˜o entre 0.7 V e 1.8 V. As medidas da estabilidade em frequeˆncia
mostraram uma variac¸a˜o de +/−500ppm para estabilidade de longo termo,
e um jitter de 2 nanoseconds para estabilidade curto termo.
Palavras-chave: Time reference, Relaxation oscillator, Low-power design,
Current comparator, Schmitt trigger, Zero-Vt transistor.

ABSTRACT
Despite many alternatives for time generation, no CMOS fully-integrated
time reference offers simultaneously high accuracy, low power consumption,
and low cost, and, thus, no ideal time reference suitable to replace the xtal-
clock is available. The main aim of this work is to contribute to find a solu-
tion to this problem, which is to realize a low-cost, low-power CMOS time
reference circuit that is insensitive to PVT (Process, Voltage, and Tempera-
ture) variations. The basic element of the relaxation oscillator is a zero-Vt
MOSFET that operates as a resistor and a current source which tracks the
specific current of the zero-Vt transistor. The design presented here uses a
current mode Schmitt trigger and a voltage controlled current source, which
can track the current variation due to PVT variations. The frequency of os-
cillation, proportional to the mobility, is compensated by the thermal voltage.
The proposed time reference, fabricated in a 180 nm CMOS technology has
been designed for 32 kHz. Test and measurement results show a variation of
+/− 30ppm/◦C from -20◦C to 80◦C, and less than +/− 500ppm/V for a
variation of the supply voltage between 0.7 V to 1.8 V. As regards frequency
stability, measurements have shown a variation less than +/− 500ppm for
long term stability, and an rms jitter of 2 nanoseconds (66 ppm) for short
term stability.
Keywords: Time reference, Relaxation oscillator, Low-power design, Cur-
rent comparator, Schmitt trigger, Zero-Vt transistor.
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1 INTRODUCTION
Many services running on modern digital telecommunications net-
works require accurate synchronization for correct operation [1], [2]. For
example, if switches do not operate with the same clock rates, then slips will
occur and will degrade performance. Also telecommunications networks rely
on the use of highly accurate primary reference clocks, which are distributed
over wide networks using synchronization links and synchronization supply
units. Time reference is also used as a clock in watch when the time is pre-
cise and stable or in RF sleep mode in cellular [3] as shown in Fig.1, when
the time reference is stable and consume low power.
Figure 1 – Example of use of xtal oscillator in cell phone [3]
In this work we will present methods used to generate a time reference.
We will design a time reference in CMOS technology that can be suitable to
replace the most common time reference i.e., the crystal oscillator, in some
applications where only stability and precision are required.
1.1 MOTIVATION
In the beginning of 1968 the concept of integrated time reference were
explored [4], when oscillators of type ”Wien-bridge” as the one shown in
Fig. 2 were presented.
16
Figure 2 – Wien Bridge Oscillator [4]
That circuit was used as a time reference, in the case where precision,
stability and accuracy of the clock does not matter. Ever since, a circuit that
can be integrated and can replace the crystal oscillator has been searched.
One of the main motivation of this search is that the crystal oscillator cannot
be a part of the integrated circuit i.e. it has to be external, as shown in Fig.3.
Figure 3 – Crystal Oscillator
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1.2 CRYSTAL OSCILLATOR
The crystal resonator is the most important component of a crystal
oscillator and the quartz crystal is the heart of it. A quartz crystal is an
anisotropic crystal of silicon dioxide. The crystal structure consists of two
pyramidal ends and is hexagonal in cross-section. Fig. 4 illustrates the physi-
cal structure of a quartz crystal.
Figure 4 – Cuts of the crystal resonator [5]
Figure 5 – Equivalent circuit of the crystal oscillator [6]
The equivalent circuit of the crystal oscillator, shown in Fig.5, pro-
vides the link between the physical property of the crystal and the area of
application, the oscillator [7]. The physical constants of the crystal determine
the equivalent values of R1, C1, L1, and C0. R1 is a result of bulk losses, C1,
the motional capacitance, L1 is determined by the mass, andC0 is made up of
the electrodes, and the leads [8]. When operated far off resonance, the struc-
ture is simply a capacitor C0 but, at the precise resonant frequency the circuit
becomes a capacitor and resistor in parallel, as shown in Fig.6. The reactance
of the crystal approaches zero at the point of series resonance [8], and reaches
a maximum at the anti-resonant frequency fA, as Fig.6 shows.
18
Figure 6 – The reactance of the crystal varies with the frequency of operation
near resonance [5]
An area typically chosen for the operation of the oscillator is either
near the series resonance or at the more inductive area of parallel resonance.
The series resonant circuit Fig.6 utilizes the characteristics of the crystal
where the reactance is just slightly inductive. Series capacitance is then added
to obtain a tuned circuit [8]. The series capacitor is typically adjustable so
that the phase of the feedback can be changed slightly, thus fine tuning the
oscillator frequency. The parallel resonant mode adds capacitor in parallel or
across the crystal Fig.7. This circuit typically operates in the upper part of the
reactance curve, hence the crystal reactance is more inductive.
Figure 7 – (a) Series resonant oscillator (b) Parellel resonant circuit [5]
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1.3 PHYSICAL AND ELECTRICAL FACTORS AFFECTING CRYSTAL
OSCILLATOR FREQUENCY STABILITY AND ACCURACY
A small piece of quartz material is obtained by cutting the crystal at
specific angles to the various axes. The choice of axis and angles determine
the physical and electrical parameters of the resonator. The frequency, or rate
of vibration, is determined by the cut, size, and shape of the resonator.
• Temperature
Temperature is a significant factor which affects the frequency of res-
onators. Different crystal cuts have a different frequency-temperature
characteristic as shown in Fig. 8. AT, XY, DT, CT, and BT represent
different crystal cut methods. The primary frequency determining fac-
tor for the AT, XY, DT, CT, and BT cut is thickness since they vibrate
in the thickness shear mode. The precision with which the thickness is
controlled determines the frequency variation from crystal to crystal.
Figure 8 – Crystal with temperature variation at different fabrication process
[5]
20
Figure 9 – Aging of crystal resonator over time [6]
• Aging
The crystal resonator frequency will change according to the operation
time. This physical phenomenon is termed as aging. It should be noted
that although the plot in Fig.9 is monotonic, this is not always the case
and the aging rate can reverse sign over time.
• Drive Level
In a precise crystal resonator, the oscillator frequency also relies on the
crystal electric current or drive level. The equation is:
δ f
f
= k.i2 (1.1)
Here, ”i” is the alternating-current which flows through the crystal, k
is a constant which is dependent on the crystal, and δ ff is the relative
variation of the vibration frequency. When the drive electric current
is high, the aging property and long-term frequency stability will be
worse. But when the drive level is too small, the noise electric current
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may be relatively high compared to the crystal electric current, and this
will cause the worse short-term frequency stability.
• Retrace
When power is removed from an oscillator for several hours, then re-
applied on it again, the frequency of this oscillator will stabilize at a
slightly different value. This frequency variation error is called retrace
error. It usually occurs for twenty four or more hours off-time followed
by a warm-up time which is enough to complete thermal equilibrium.
• Power supply noise
The power supply noise is one of the sources of oscillator phase noise;
especially, for ring-based voltage-controlled oscillators, it is the dom-
inant noise source. Such noise typically appears as steps or impulses
on the power supply of the oscillator, and it affects both frequency and
phase, causing cycle-to-cycle jitter.
1.4 AVAILABLE TECHNIQUES TO REPLACE XTAL-OSCILLATORS
1.4.1 MEMS oscillator
Quartz crystal resonators are excited at their resonance frequency by
an electrical oscillator circuit [9],[10],[11]. Their operation depends on the
piezoelectric properties of a material that cannot be integrated in IC technol-
ogy. Over the years, a lot of research has been done on the development of
silicon MEMS-based (Micro Electro-Mechanical Systems-based) resonators
with the aim of replacing quartz crystals. MEMS technology involves many
of the processes used by the integrated circuit technology such as lithogra-
phy, deposition, etching, etc. [10]. This technology has been applied in
sensors such as accelerometer, gyroscopes, microphones, etc. MEMS res-
onators are micro-machined structures that can vibrate at their resonance fre-
quency, if an external excitation is applied to them. The resonance property
of such structures was first researched in 1967 [11], when a resonant gate
transistor was presented as a micro-machined integrated time reference [10].
This excitation can be of the electrostatic, piezoelectric or electromagnetic
type [12], [13]. MEMS resonators have faced many challenges in deliver-
ing a cost-effective and reliable solution that could compete commercially
with quartz crystals. The major challenges included packaging, vibration
and shock sensitivity, temperature drift and long term stability [14]. In re-
cent years various commercial products have been introduced by two start-up
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companies: Discera and SiTime. Today, MEMS-based time references pro-
duced by these companies are more compact than their quartz competitors
and are more cost-effective due to the mass production allowed by the use
of IC technology. However, their level of jitter (phase noise) is not (yet) low
enough. Because of the special processing required by MEMS technology, a
MEMS resonator has to be manufactured on a die which is separated from
the die that holds the electronic circuitry exciting and controlling it [12],
[13], [14]. Furthermore, the mass of a MEMS resonator is small, being on
the order of 10(−14)− 10(−11) kg, which means that its resonance frequency
and quality factor will be affected by any gas molecules surrounding it [15].
This means that silicon MEMS resonators should preferably be operated in
vacuum, which is the reason why they have been fabricated within silicon
cavities [12], [13],[14],[15] and wire-bonded to a CMOS die [16].
1.4.2 LC oscillator
Figure 10 – (a) Generic LC Oscillator Block diagram (b) Typical CMOS im-
plementation (bias not shown)
Another class of commercially available time references is the LC os-
cillator [17]. Such oscillator operate at the resonance frequency of an LC tank
[18] and have been widely used in VCO that produce frequencies in the RF
range [19]. The basic form of a typical integrated LC oscillator is shown in
Fig.10. A parallel resonant tank is connected in parallel to an active circuit,
whose equivalent resistance is negative and equal to− 1gmeq . The active circuit
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compensates for the losses of the tank and sustains the oscillation. In the tank,
both the coil of inductance L and the capacitor of capacitance C exhibit finite
losses, modeled respectively by series resistances RL and RC. The frequency
of oscillation is given by equation.(1.2),
f = f0.
√√√√√1− C.R2LL
1− C.R2CL
= f0
√
1− 1
Q2L√
1− 1
Q2C
(1.2)
where QL =
2.pi. f .L
RL
and QC = 12.pi.L.RC are the inductor and the capacitor qual-
ity factor, respectively. f0 is the tank natural resonant frequency given by
equation.(1.3):
f0 =
1
2.pi.
√
LC
(1.3)
The LC oscillator is usually used as a time reference. In this case,
special attention needs to be paid to the stability of the output frequency as a
function of process, temperature and voltage variations. As shown in Fig10,
an LC oscillator is based on passive elements such as inductors and capacitors
as well as active elements, i.e. transistors. Therefore, such an oscillator can be
made in a standard CMOS process. The first steps towards commercializing
self-referenced LC oscillators were taken at Mobius Microsystems, a fabless
company founded in 2004 with the aim of developing all-silicon frequency
sources that replace quartz crystal oscillators. The goal of Mobius Microsys-
tems was to produce a monolithic free-running RF LC oscillator that did not
require the frequency synthesizers used in MEMS time references. This was
to avoid the effect of multiplication on the output frequency jitter. These ef-
forts resulted in oscillators with output frequency ranges from 12 to 25 MHz
and with initial target applications such as wire-line data communication, e.g.,
USB. An LC oscillator based on the resonant tank shown in Fig.10 not only
suffers from frequency deviation due to the losses, but also due to variations
in the absolute values of the passive elements due to process and temperature.
1.4.3 Relaxation oscillator with positive feedback
Oscillators with positive feedback as the one shown in Fig.11, have to
satisfy the Barkhausen criteria which can be stated as follows:
If A is the gain of the amplifying element and β ( jw) is the transfer
function of the feedback path, the circuit will sustain steady oscillations only
at frequencies for which:
24
Figure 11 – Amplifier in close loop
• The loop gain is equal to unity in absolute magnitude, that is, |A.β |= 1
• The phase shift around the loop is zero or an integer multiple of 2pi .
Barkhausen’s criteria is a necessary condition for oscillation but not a
sufficient condition: some circuits satisfy the criteria but do not oscillate.
Figure 12 – Current-starved ring oscillator
In the case of the ring oscillator such as the one in Fig.12, the oscil-
lation frequency depends on the delay τd in each stage and on the number of
stages m in the ring oscillator, according to
fd =
1
2.m.τd
(1.4)
In order to use a ring oscillator as time reference, some form of com-
pensation of supply voltage variations must be employed locally. The use of
a low drop-out (LDO) regulator which provides a stable local output voltage
is one of the options [20].
In Fig.13 we have one example of ring oscillator with a specific circuit
to generate a stable local supply voltage.
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Figure 13 – RC + Ring Oscillator [20]
The period of oscillation is given by,
T0 = RC.ln(
(1+KSW )(2−KSW )
KSW (1−KSW ) ) (1.5)
where KSW =VSW/Vdd . VSW is the switching point of the inverter one (INV1).
In [20] the implemented RC oscillator consists of an RC network, and an
inverting gain element from a resistor terminal to a capacitor terminal and
another inverting gain element from the common resistor/capacitor terminal
back to the resistor terminal. For high gain, the two inverting elements consist
of three and five inverters, respectively. A simple regulator, consisting of an
NMOS voltage follower and a replica inverter that is flipped and biased by
a reference current, produces a local regulated supply for the inverters. The
flipped replica of inverter is formed by a PMOS in diode configuration and a
NMOS in saturation. Then the voltage at the drain of the NMOS in the flipped
inverter is equal to, VD f lipped ≈ IPTATVE .L , where VE is the early voltage which is
linear function of the temperature. Then to make the voltage at the drain of
the NMOS in the flipped inverter independent with temperature variation, the
author polarized the flipped inverter with a PTAT current. Consequently the
voltage at the drain of the NMOS in the flipped inverter is a voltage reference
independent with temperature and using a NMOS voltage follower allows to
bias the oscillator with local supply voltage. This local supply is well below
the standard core voltage for the technology 65 nm, used in this relaxation
oscillator. It is designed an RC circuit together with a Ring oscillator, where
the oscillation period is defined by the period of the ring oscillator plus the
period of the RC oscillator. But this topology is designed for the period of
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the RC oscillator greater than the period of the ring oscillator. The threshold
voltage VSW is used as switch point of the charge and discharge of the capac-
itor. One disadvantage of this topology is that the switch point of the inverter
depends strongly on process, supply voltage and temperature variations.
1.4.4 Relaxation oscillator using comparators
Figure 14 – Relaxation oscillator with 2 comparators [21]
Usually the design of a relaxation oscillator requires a comparator.
Generally two comparators are used to set the high and the low voltage levels
in the capacitor as shown in Fig. 14 and described in [21]. Sometimes, a
single comparator is employed [22]; in this case, the discharge time is very
small because a switch is used to discharge the capacitor [22]. The use of a
flip-flop in the output to generate the output frequency, which will two times
the charging time on the capacitor, is necessary.
The comparator offset affects directly the period of oscillation in Fig.
15. Then a compensated offset RC relaxation oscillator [23], as the one shown
in Fig. 16 can be used. Fig. 17 shows another form of comparison, which is
reported in [24]. In this case, the drain voltage of M2, is low when VC is less
than Vre f . When VC becomes higher than Vre f , the drain voltage of M2 goes
up and changes the output of the buffer to high level, which makes the switch
to turn ON. The capacitor voltage becomes low, and as a result, the value of
the drain of M2 becomes low.
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Figure 15 – Relaxation Oscillator using one comparator only [22]
Figure 16 – Relaxation oscillator with one comparator and compensated Off-
set [23]
1.4.5 Mobility-based relaxation oscillator
Some authors have designed the period of oscillation directly propor-
tional to the mobility. In [25], a class of low-power time references based on
the mobility of MOS transistors has been introduced (Fig.18). Such reference
dissipates micro watts of power and achieve inaccuracies of the order of a few
percent.
The implementation described in [25] is targeted to wireless sensor
networks. It has an output frequency of 150 kHz, dissipates 42.6 µW from
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Figure 17 – Current mode relaxation oscillator [24]
Figure 18 – Mobility-based time reference [25]
a 1.2 V supply, and is fabricated in a 65 nm standard CMOS process. For
a temperature range of -55 ◦C to 125 ◦C, the reference achieves an output
frequency stability of +/-0.5% when trimmed at two temperature points. With
a single trim its inaccuracy is 2.7%. The schematic of the oscillator in [25]
is shown in Fig.18. This schematic shows a current reference, comparator,
and a switch system to charge and discharge the capacitors. Two levels of
voltage reference are also represented which are Vr1 and Vr2. CA and CB are
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Figure 19 – Waveform of the mobility-based time reference [25]
alternatively pre-charged to Vr1 and then linearly discharged by MA and MB.
When the voltage on the discharging capacitor drops below Vr2, the output of
the comparator switches and the linear discharge of the other capacitor starts
immediately Fig.19. The author of this relaxation oscillator considers that the
mobility is less sensitive with temperature variation at high doping level.
Another mobility-based oscillator [22] has been implemented in a 0.35
µm CMOS, and this oscillator has an output frequency of 3.3 kHz, and con-
sumes 11 nW from 1 V supply voltage and a accuracy greater than 1% with
temperature variation (-20 ◦C to 80 ◦C). In [22] the author considers that the
mobility is inversely proportional to temperature variation, which could be
compensated by the thermal voltage. But how does the mobility varies in
term of the temperature in MOSFET devices ?
In the next section we present some theory about mobility dependence
on temperature and, finally, we show the simulated behavior of the mobility
with respect to temperature in the IBM 180 nm technology.
1.5 MOBILITY IN MOSFETS
Mobility was one of the most studied MOSFET parameters in the early
1980s. Fig.20 shows a summary of different models commonly used in elec-
trical simulators for mobility in silicon.
The mobility can be written [26] as :
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Figure 20 – Differents models of the mobility used in electrical simulator
1
µ
=
1
µac
+
1
µb
+
1
µc
+
1
µsr
(1.6)
where, µac is the acoustic phonon mobility, µb is the bulk mobility, µc is the
Coulomb mobility, and µsr is the surface roughness mobility. In MOSFET
devices, surface mobility is defined by the effects of all 4 types of mobility
in equation(1.6) which, in turn, are dependent of the MOSFET bias voltage.
Bulk mobility is the main factor which defines the surface mobility when the
devices operates at high temperatures ( 200 K ¡ T ¡ 370 K) [27] and low field.
1.5.1 Some theory on mobility with temperature variation
The temperature is one of the main factors which affects the mobility
[26]. In [26], [28], [29] and [30], theory about the mobility variation with
temperature is described. A diagram that describes this theory is summarized
in Fig. 21. Now, let us briefly present some comments about the mobility
components.
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Figure 21 – Predominant factor on surface mobility in different conditions
1.5.2 Coulomb mobility µcoulomb
In [27], the Coulomb mobility in term of the temperature variation is :
µcoulomb ∝ T γ
∫
n(z)dz (1.7)
where γ is close to 1, n(z) is the charge in the inversion layer, T is the absolute
temperature, and ’z’ is the thickness of the inversion layer.
In strong inversion and high temperature (T¿200 K) , µcoulomb is very
high and does not contribute to the total mobility.
1.5.3 Acoustic phonon mobility µac
µac is modeled as [26], [28] and [29]:
µac =
K
T
(1.8)
where K is a constant defined by the technological parameters a elementary
charge, and the thickness of the inversion layer.
1.5.4 Surface roughness mobility µsr
At low temperature and high electric field µsr degrades the mobility in
the inversion layer and causes a negative transconductance. At high tempera-
ture the surface roughness mobility does not affect the surface mobility [26],
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[28], [29], [30].
1.5.5 Bulk mobility µb
Fig. 21 summarizes the dominant effect in terms of the temperature
and the doping level. In [30] the bulk mobility is modeled in function of the
doping level and the temperature as,
µb(NA,T )≈ µ0+ µmax−µ0
1+(NACr )
α
(1.9)
and
µmax = µ0(
T
T0
)−γ (1.10)
Cr andCl are constants NA is the doping level of the bulk, µ0 is the mobility at
T0, γ is a coefficient dependent of the doping level. Some authors [30] report
that 1.5 < γ < 2.3.
From equation.1.9, we can see that, at high doping level, the bulk mo-
bility will be less sensitive to temperature variation. At low doping level the
bulk mobility is more or less CTAT i.e., complementary to absolute temper-
ature. In Fig.22 and Fig.23, we can see that at low doping level the mobility
decreases linearly when the temperature increases, and is less dependent with
process variation. At high doping level the mobility is more or less constant
with respect to temperature variation but depends heavily on doping .
1.5.6 Simulation of mobility with respect to temperature variation
To measure carrier mobility in the inversion layer of the MOSFETs,
large devices are commonly chosen to avoid short-channel and narrow-width
effects. In this work we have used W = 3µm, L= 20X3µm device to extract
the mobility from simulation in 180 nm, which corresponds to the dimensions
of the MOSFET used as a resistor in the voltage-controlled current source of
the time reference. Generally two methods could be used to extract the mo-
bility in MOSFET namely the DC current method and the split CV methods.
The split CV method can overestimate the mobility due to parasite capac-
itances in MOSFET. We have used the drain current method to extract the
mobility.
The DC current method allows the extraction of the mobility in strong
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Figure 22 – : Bulk mobility variation with temperature at different doping
levels
inversion. This mobility is called a conductivity mobility and is related to the
channel conductance. The circuit for measuring the channel conductance is
shown in Fig.24.
gds =
∆Id
∆Vds
(1.11)
Using the UCCM from ACM [31] (Advanced Compact Model, see appendix
for details) of MOSFET: yields:
Vp−Vsb = φt(
√
1+ i f −2+ ln(
√
1+ i f −1)) (1.12)
In strong inversion the logarithm term can be neglected; thus, equation(1.12)
can be written as
Vp−Vsb ≈ φt
√
(i f ). (1.13)
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Figure 23 – Bulk mobility versus doping level
Figure 24 – Set-up to extract the mobility with respect to temperature varia-
tion for the zero-Vt MOSFET in 180 nm
The same simplification holds for the drain terminal, i.e.
Vp−Vdb ≈ φt
√
(ir) (1.14)
The drain source voltage is,
Vds
φt
≈ (
√
(i f )−
√
(ir))≈ ( i f − ir2.√i f ) (1.15)
the last approximation holds since for Vds ≈ 30mV we have i f ≈ ir.
Since Vsb = 0, the substitution of equation.(1.15) into equation.(1.13) yields
Vp.Vds
ID
=
φ 2t
2.IS
=
L
µn.Cox.W.n
(1.16)
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Which can be writen as,
µn =
L.ID
Cox.W.Vp.Vds.n
. (1.17)
whereVp =
Vgs−Vth
n is called the pinch-off voltage. Vth is the threshold voltage
as defined in appendix A. To extract the mobility and the threshold voltage
we have fixed the value ofVds = 30mV , we have plotted Id vsVgs for different
temperature. For Vgs = 500mV , we have extrapolated a line for this point and
tangent to Id vs Vgs with a specific temperature. The point of intersection of
this line and x-axis determine the threshold voltage at the specific tempera-
ture. From the curve Id vs Vgs one can get the value of Id which corresponds
to Vgs = 500mV . After getting this threshold voltage and the value of the
current using equation.(1.17), one can determine the mobility. In zero-Vt de-
vices the threshold voltage is near zero but it will vary with the temperature.
Fig.25 shows the simulated normalized mobility variation and the threshold
voltage variation with respect to temperature variation. The normalized mo-
bility variation is defined for the value of the mobility at temperature T0 = 27
◦C as reference.
Figure 25 – Simulation result of the mobility with temperature in zero-Vt
MOSFET device
1.6 COMPARISON BETWEEN TECHNIQUES AVAILABLE TO GENER-
ATE TIME REFERENCES
This chapter provided an overview of various types of silicon-based
time references and some theory about mobility variation with respect to tem-
perature variation.
36
Table 1 – Comparison between techniques to generate time references
Oscillator MEMS Oscillator [12] LC Oscillator [32] Crystal oscillator [33] Relax oscillator [25]
Location In-package On-chip On-Board On-chip
F-Variation +/−10ppm +/−100ppm +/−1ppm/200ppm +/−10000ppm
Frequency-F 200KHz-200 MHz GHz 1 KHz- 100 MHz 1KHz-10MHz
CURRENT(IQ) 5mA - 50 mA 10 mA 100 nA - 50 mA 10 nA - 100 µA
IQ/F High @ KHz Medium @ MHz Low Medium @KHz High @ MHz Low
COST HIGH Low Medium Low
Temp -40◦C to 85 ◦C -40◦C to 125◦C -20◦C to 60 ◦C -40◦C to 100 ◦C
In the first part we presented the state-of-the-art of techniques avail-
able to generate time reference. These included crystal oscillator, MEMS-
resonator-based oscillators, LC oscillators, RC harmonic oscillators, RC re-
laxation oscillators, ring oscillators and finally electron-mobility-based oscil-
lators. Each approach has its own specific advantages and disadvantages. To
make a comparison, it is helpful to summarize the performance characteris-
tics for each type of time reference. One of the difficulties in providing a
complete and fair comparison between published time references is that of-
ten insufficient data on their performance over process and temperature has
been provided. There are references in which the performance of a single
device has been reported as a measure of stability, which does not allow a
fair comparison with references for which more samples have been charac-
terized. From the previously described types of silicon-based time references,
a performance summary of those with the most complete results is presented
in Table 1. MEMS-resonator-based oscillators and LC oscillators have been
commercialized, and thus their reported performance characteristics are at
production level. The characteristics of other topologies are obtained mainly
from publications. It can be seen that MEMS-based oscillators achieve the
best accuracy over the widest temperature range. Their form factor has also
been shrunk and they are physically smaller than crystal oscillators. How-
ever, their major disadvantage is the need for special MEMS processing. This
requires a two-die solution, in which the MEMS resonator is wire bonded to
another CMOS chip. The power consumption of MEMS oscillators is compa-
rable to that of LC oscillators and is larger than the other types. Apart from the
MEMS-based oscillators and crystal oscillator, all the other time references
in Table. 1 are standard CMOS compatible, which is a great advantage as far
as manufacturing, packaging costs and complexity are considered. Among
these, LC oscillators achieve the best accuracy over process and temperature,
as well as the best jitter performance. However, their power consumption is
higher than that of the other oscillators and their temperature range is the nar-
rowest. MEMS-based and LC-based oscillators are the only solutions in lit-
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erature that can achieve accuracy better than 0.1% at a reasonable jitter level.
For applications where the accuracy of the time reference is not so important,
with stability requirements between 0.2% to 1% and with stringent power
consumption requirements, RC or mobility-based relaxation oscillators can
be used. These oscillators have very low chip area and can operate at the sub
micro-Watt range. They are well suited for battery powered applications such
as wireless sensor networks or biomedical implants in literature.
We have presented also a variation of the mobility with temperature.
The surface mobility at high temperature is mainly determined by the bulk
mobility, which can be approximated as (T > 200K),
µn = µ0(
T
T0
)−β (1.18)
where β is defined by the doping level and µ0 is the mobility at the tempera-
ture T0. In a zero-Vt MOSFET, where the doping level is usually low, we can
assume that β ≈ 1.5.
1.7 PROPOSED MOBILITY-COMPENSATED TIME REFERENCE
The proposed mobility-compensated time reference has three blocks,
as shown in Fig.26:
• Zero-Vt self-biased current source
• Voltage controlled current source (VCCS)
• Current mode Schmitt trigger (CMST)
Figure 26 – Block’s diagram of the proposed time reference
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In chapter 2 to 4 we describe the main sub-circuits that are used in
the proposed time reference which is presented in chapter 5. A self-biased
current source with zero-Vt is presented in chapter 2. The subject of chapter
3 is a voltage-controlled current source, while a current mode Schmitt-trigger
is the subject of the chapter 4. The time reference which makes use of the
sub-circuits in chapter 2-4 is described in chapter 5.
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2 ZERO-VT SELF-BIASED CURRENT SOURCE (SBCS)
A Self-biased current source can be implemented as an extractor cir-
cuit of the specific current of a MOSFET. The specific current generator was
proposed in [34], as an alternative to have a stand-alone reference ultra-low
power consumption. A design methodology using a transistor model of the
MOSFET valid in all operating regions was also introduced in the paper.
This chapter is divided in three sections. In the first section we give
some information about the design of the self-biased current source; in the
second section we design a zero-Vt self-biased current source and, finally, we
have the simulated results of the zero-Vt SBCS.
2.1 SELF-BIASED CURRENT SOURCE (SBCS) DESIGN
Figure 27 – Full schematic of the self-biased current source
In Fig.27 we show the schematic of the self-biased current source [31],
which can be divided in two parts. One of them is the voltage-following
current mirror M4, M5, M7 and M8, while the self-cascode MOSFET (SCM)
composed by M1 and M2. The Advanced Compact Model (ACM) described
in appendix A has been used to design the SBCS [34], [31].
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• The design of the voltage following current mirror (VFCM)
Figure 28 – Voltage following current mirror
The VFCM is composed of transistors M4, M5, M7 and M8. We have
applied the Unified Charge Control Model (UCCM) from ACM model
to M7 and M8. Then we have:
Vp8 = φt(
√
1+ i f8−2+ ln(
√
1+ i f8−1)) (2.1)
Vp7−Vx = φt(
√
1+ i f7−2+ ln(
√
1+ i f7−1)) (2.2)
i f8 =
JIre f
IS8
, i f7 =
Ire f
IS7
, K0 =
IS7
IS8
, As reported in [31] M7 and M8 have to
be designed to operate in deep weak inversion (i f7 << 1, i f8 << 1 ).
Thus, equations (2.1) and (2.2) can be reduced to,
Vp8 = φt(ln(
i f8
2
)) (2.3)
Vp7−Vx = φt(ln( i f72 )) (2.4)
Since M7 and M8 have the same threshold voltage, Vp7 = Vp8. As a
result we have,
Vx = φt(ln(J.K0)) (2.5)
41
The PMOS transistors were designed to operate in weak inversion to
allow low voltage application.
• Design of the SCM composed of M1 and M2
Figure 29 – Specific current generator block
The main block of the specific current generator is 2T-structure of M1
and M2. Fig.29 has been used for the analysis of the SCM. Transistor
M2 is in saturation region while transistor M1 is in the triode region.
The following equations, hold for Fig.29,
N.Ire f = IS2.i f2 (2.6)
(N+1).Ire f = IS1.(i f1− ir1) (2.7)
The pinch-off voltages of M1 and M2 are the same, one can conclude
that i f2 = ir1. After some manipulation of (2.6), (2.7) and (2.5) along
with i f2 = ir1, we have,
i f1 = i f2.(
S2.(N+1)
S1.N
+1) (2.8)
where i f1 =
(N+1).Ire f
ISH .S1
, and i f2 =
N.Ire f
ISH .S2
, ISH = µn,
φ2t
2 .n.Cox, ISH is the
normalized specific current of MOSFET. Here we have used Si = WiLi .
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From equation. (2.8), one can conclude that if Vx is PTAT, then Ire f is a
copy of the specific current. Conversely, if Ire f is a copy of the specific
current then Vx is PTAT.
2.2 ZERO-VT SELF-BIASED CURRENT SOURCE
The design of the zero-Vt current source use the scheme in Fig.27
with zero-Vt transistors M1 and M2. Contrary to the standard transistor in
the SCM, in which the short circuit between drain and gate generally ensures
that the device operates in saturation, the diode connection of the zero-Vt
transistor does not ensure operation in saturation. In order to bias the zero-Vt
transistor in saturation, we have included a diode-connected standard MOS-
FET Mn1, biased by a constant current-source, in order to produce a voltage
drop between the drain and the gate of the zero-Vt as shown in Fig.30. If the
current through the transistor Mn1, which is Kc.Ire f , increases, the voltage
drops in the transistor M2 increases, but Kc.Ire f has to be less than N.Ire f .
2.2.1 Proposed zero-Vt self-biased current source
Figure 30 – Proposed zero-Vt specific current generator
In this sub-section we have proved that the transistor zero-Vt M2 re-
mains in saturation and we have shown the dimensions of transistors used
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in the zero-Vt self-biased current source. To prove that M2 will remain in
saturation, we have applied UCCM to M2, in the source we have:
Vp2−Vx = φt(
√
1+ i f2−2+ ln(
√
(1+ i f2)−1)) (2.9)
In the drain of M2 we have:
Vp2−Vy = φt(
√
1+ ir2−2+ ln(
√
(1+ ir2)−1)) (2.10)
To keep the transistor M2 in saturation we have to design Vy and Vx to satisfy
the condition Vy−Vx > VdsatM2 and Vy = VD+VG. Then VD and VG are de-
signed such away to allow that VD+VG−Vx > VdsatM2 , With VD ≈ 200mV ,
VG ≈ 200mV and Vx ≈ 60mV . We have considered that M2 is in satura-
tion when the drain-source voltage of M2 is greater than VdsatM2 = 200mV ,
consequently one can consider that the transistor M2 is in saturation since
VdsatM2 < (VD +VG −Vx = 340mV ). Using the same logic in section.2.1
equation.(2.8) but considering that the current through the transistor M2 is
(N−Kc).Ire f , one can deduce that,
i f2 [(
N−Kc+1
N−Kc ).
S2
S1
+1] = i f1 . (2.11)
From equation.(2.5)Vx = φt ln(J.K0), then we can apply UCCM to M1
and M2,
φt .F(i f1)−φt .F(i f2) =Vx. (2.12)
where F(i f i) = φt(
√
1+ i f i−2+ ln(
√
1+ i f i−1))
Combining equations.(2.11) and (2.12) we got,
φt .F(i f2[(
N−Kc+1
N−Kc ).
S2
S1
+1])−φt .F(i f2) =Vx (2.13)
We have fixed the parameters N = 2 , Kc = 1, J = 0.5, K0 = 8 and
S2
S1
= 2.5.
As we have fixed J = 0.5 and K0 = 8 then Vx = φt .ln(J.K0) = 1.38.φt .
From equation.(2.13) we can determine the value of i f2 = 26. From equa-
tion.(2.11) we can determine the inversion level of i f1 = 40. Table 2 resume
the width and the length of the zero-Vt self-biased current source. M7 and
M8 are designed in deep weak inversion then i have used a wide width, and
M3, M4, M5, are designed in deep weak inversion.
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Table 2 – Width and length of the zero-Vt Self-Biased current source
Width Length
M1 3 µm 3 µm x 5
M2 3 µm 3 µm x 5
M3 5 µm x 2 3 µm
M4 5 µm 3 µm
M5 5 µm 3 µm x 2
M7 13 µm x 8 3 µm
M8 13 µm 3 µm
Mn1 10 µm 3 µm
Mn2 10 µm 3 µm
Mn3 10 µm 3 µm
Mp1 5 µm 3 µm
2.2.2 Simulation result of the zero-Vt Self-Biased current source
The simulation result of the self-biased current source using analog en-
vironment 180 nm CMOS technology is shown in Fig.31 and Fig.32. Fig.31
shows the simulation result of the current reference with respect to temper-
ature variation. We can see that at -20◦ C the current reference is around
10 nA and at 80 ◦ C the current reaches almost linearly the value of 20 nA.
This current reference is the specific current of the zero-Vt. The variation
of the specific current with respect to the temperature variation is defined by
the term µn.φ 2t , where µn = µ0( TT0 )
−β , one can conclude that the value of β
should be less than 1 and greater than 0.6 to obtain the variation with respect
to temperature as shown in Fig.31 (we have considered that the slope factor
and the oxide capacitance are temperature independent). Fig.32 shows the
current reference with respect to supply voltage variation. the minimum sup-
ply voltage is around 0.4 V and the maximum is 1.8 V. A global variation of
1 nA can be observed in Fig.32.
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Figure 31 – Zero-Vt specific current generator vs temperature (◦C)
Figure 32 – Simulation Zero-Vt specific current generator vs supply voltage
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3 VOLTAGE-CONTROLLED CURRENT SOURCE
A voltage-controlled current source is an electronic component which
converts linearly a voltage to a current. The voltage controlled current source
that we have used, can be divided in 2 basic building blocks, an operational
transconductance amplifier (OTA) and a common source amplifier with diode
connected load. This chapter is divided in three sections, in the first section
we present the OTA design, in the second section the common source ampli-
fier and, finally, the voltage controlled current source.
3.1 OPERATIONAL TRANSCONDUCTANCE AMPLIFIER DESIGN
Figure 33 – Operational transconductance amplifier
The operational transconductance amplifier, shown in Fig.33, is a de-
vice that generates at its output a current that is a linear function of the differ-
ential input voltage.
Ideally, the output current is given by
Iout =Vdi f f .Gm (3.1)
Gm is the equivalent transconductance of the OTA.
When the load of the OTA is a capacitance we have in this case, the
48
output impedance is given by,
1
rout
= gmd11+gmd14 (3.2)
and the band-width of the OTA is,
BW =
1
2.pi.rout .Cload
(3.3)
the gain A1 of the OTA is ,
A1 =
gm14
gmd14+gmd11
(3.4)
and the gain band-width is,
GBW =
gm13
2.pi.Cload
(3.5)
The OTA has to be high gain, then we have designed the transistors M13 and
M14 in weak inversion, in this case gm14 ≈ Ipφt , and we have used long length
in the transistors M11 and M12 then the output resistance 1rout =
Ip
VE .L
, where
the VE is the early voltage and L = 3µm is the length of the transistor and
Ip = 20nA is the polarization current of the OTA.
3.2 COMMON SOURCE AMPLIFIER WITH ACTIVE LOAD
In common source amplifier, the input is connected to the gate and the
output taken from the drain
Figure 34 – Common source amplifier
In Fig.34, we have the simple topology of the common source ampli-
fier. We can divide a common source amplifier into two groups:
• Without source degeneration as shown in Fig.35, then we have no body
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effect for the main transistor.
Figure 35 – Common source amplifier with load
• With source degeneration as shown in Fig.36, then we have to take the
body effect into account for the main transistor.
Figure 36 – Common source amplifier with load and degeneration
In a simple common source amplifiers without source degeneration, the gate
voltage variations times gm gives the drain current variation, and the drain cur-
rent variations times the load gives the output voltage variations. Therefore,
one can expect the small-signal gain to be:
Av = rout .gm (3.6)
where gm is the transconductance in relation to the gate voltage and rout is the
output impedance. The loads used in the common source amplifier, could be,
a resistive load, current source load, diode connected load and triode load.
The last two types of load which are diode connected load and triode load
(Fig.37) were used in the design of the VCCS.
The small-signal gain for the common source amplifier in Fig.37(a) is
given by equation.(3.7),
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Figure 37 – (a)NMOS common source amplifier with diode connected load
(b) PMOS common source amplifier with NMOS load in triode
A2 =
gm10
gm15+gmd15+gmd10
(3.7)
and the small signal for the common source amplifier in Fig.37(b) is given by
equation.(3.8)
A3 =
gm16
gmd16+gmd9
(3.8)
3.3 VOLTAGE CONTROLLED CURRENT SOURCE
The simple voltage controlled current source (VCCS), formed by the
OTA , and the common source amplifier is shown in Fig.38.
Figure 38 – Schematic of the voltage controlled current source block
But this topology has the body effect on the main transistor of the
common source amplifier which is represented by M10. This body effect
reduces the small-signal gain of the transistor M10. To avoid this fact, we
have done some modifications on the topology in Fig.38 as shown in Fig.39.
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We have transformed the transistor M10 in common source amplifier without
body effect. Then we can emulate high value of resistor in M9 increasing the
value of Kr.
Figure 39 – Schematic of the voltage controlled current source block
Fig.40 shows the full schematic of the voltage controlled current source.
The capacitor C is used for overall stability and its value is 500 fF. A1 is the
OTA gain, A2 is the gain of the common source amplifier with diode con-
nected load and, A3 is the gain of the common source amplifier with load in
triode.
Figure 40 – Voltage controlled current source (the capacitor C is for overall
stability)
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One can express the open loop gain as follow,
V1 = A1(Vc−V3) (3.9)
V2 = A2.V1 (3.10)
V3 = A3.V2 (3.11)
From equations (3.9), (3.10) and (3.11), we have:
V3.(1+A3.A2.A1) = A3.A2.A1.Vc (3.12)
V3(
1
A3.A2.A1
+1) =Vc (3.13)
From equation.(3.13) we can say that, if the open loop gain defined as A1.A2.A3 >>
1 then,
Vc ≈V3. (3.14)
Where A1, A2 and A3 are defined previously.
We have used zero-Vt MOSFET as resistor then the current in this
resistor will be defined by Vc as, Ic =Vc.gmd9.
3.3.0.1 Comments on the nonlinear characteristic of the MOSFET
The output characteristic I-VDS of the MOSFET shows two regions
[31]. The MOSFET operates as current source in saturation and as a resistor
in the triode region. When a MOSFET is used as a resistor we have a non-
linear behavior at some drain-source voltage of the resistor. This limits the
range of Vc that we can operate the MOSFET as resistor. The MOSFET as
resistor is modeled and reported in [31],
gmd9 =
2.IS
φt
.(
√
1+ ir9−1) (3.15)
In Fig.40, the transistor M9 is biased by a gate voltage VG as defined
in Fig.30. In the chapter.5 we have explained the reason of the use of this
VG. From equation.(3.15), the stability of the MOSFET as resistor gmd9, de-
pends strongly with the variation of the specific current of the MOSFET. In
chapter 1, we have discussed about mobility variation with temperature and
process variations due to the fact that the specific current depends strongly
with the mobility variation. Fig.23 and Fig.22 show the mobility variation
with process and temperature variations. And one can interpret that at low
doping level the bulk mobility is independent with process variation and its
value decreases linearly when the temperature increases. To verify this in-
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terpretation we have plotted the output I-V characteristic of the MOSFET at
different temperature for the native (zero-Vt) MOSFET, for the case where
VGB =Vth Fig.41 shows the set up,
Figure 41 – Setup to plot the output characteristic of the zero-Vt (IdvsVds)
Vth is the threshold voltage of the zero-Vt MOSFET. We have extracted
the threshold voltage using gmId method at different temperatures as shown in
Fig.25. When VGB =Vth, the equivalent inversion level is ir = 3, then we can
write that [31], gmd =
2.IS
φt =
µn.φt .C
′
ox.n.W
L . Table.3 summarize the length and
width used in this voltage controlled current source.
Table 3 – Width and length of the voltage controlled current source
Width (µm ) Length(µm )
M9 3 20x3
M10 3 3
M11 3 3
M12 3 3
M13 10 3
M14 10 3
M15 3 3
M16 3 3
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4 CURRENT MODE SCHMITT TRIGGER (CMST)
The current-mode Schmitt trigger is composed of switches and a cur-
rent comparator. In this chapter we present some state-of-the-art of current
comparators and the proposed current-mode Schmitt trigger.
4.1 STATE-OF-THE-ART OF CURRENT COMPARATORS
Figure 42 – Freita’s comparator [35]
Figure 43 – Traff’s comparator [36]
In many cases, the signals from sensors are currents [37], [38], [39].
Also, the output signal from a transistor is a current. Thus a current com-
parator is often required to process directly the signal from sensors or from
transistors. As in any decision circuitry, accuracy, power, and high speed
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are important parameters of comparators. Additionally, current comparators
must work over a wide range of supply voltages, wide range of temperatures,
and not be sensitive to process variation. Also it should not have a dead zone
in the transfer characteristic. A very simple current comparator is shown in
Fig.42 [35], but this current comparator has long delay when operated at low
currents.
Reference [36] presents the most referenced current comparator, known
as Traff’s comparator and shown in Fig. 43. This current comparator is high
speed and has low input impedance. The feedback operation of this circuit
does not allow the input node to rise from rail to rail, and this increases the
speed of the comparator. But Traff’s comparator has a dead zone. Since the
publication of the Traff’s comparator a number of designs [40], [41], [42] has
been tried to achieve the high speed, low power and no dead zone. In [43],
[44], two different classes of AB current comparator, free of dead zone, were
published. But the minimum supply voltage has to be one threshold voltage
of NMOS plus two saturation levels, which is not suitable for low voltage
application. Also these current comparators, shown in Fig.44, Fig.45, need a
clock to operate .
Figure 44 – Class AB current comparator with switch [43]
The comparator in Fig.44 [43], has two inputs; I1, and I2. When the
clock signal φ is high, the circuit works as a current conveyor which is a
combination of voltage and current follower. Transistors from M1 to M6
form a translinear loop, which fixes the quiescent current of the branches and
the input node voltage at the ground potential. Transistors M7, M8, M10 and
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Figure 45 – Class AB current comparator with compensation circuit [44]
M11 constitute two latches and they have a regenerative operation when φ
goes down. Transistors M7, M9 and M10, M12 operate as current mirror.
To explain how the topology in Fig.44 works, we have considered following
cases with Vdd =−Vss,
• φ = 0, then switches S1 and S2 are opened and S3 is closed.
– I1 = 0 and I2 = 0, The current through the transistors M2, M4,
M5 and M6 is I0. The diodes D1 and D2 limit the voltage in the
drain-source of the transistor M2, M4 and M5, M6 respectively.
This allows that the increase of the current I1(I2) does not increase
so much the drain-source of M4 and M2(M5 and M6).
– I1 > I2, the drain-source voltage of the transistor M7 increases
and the drain-source voltage of the transistor M8 decreases. The
source-drain voltage of M10 increases and the source-drain volt-
age of M11 decreases. This results in the fact that the transistor
M9 is ON and the transistor M12 is OFF. Consequently the output
goes to Vss.
– I1 < I2, the drain-source voltage of M8 increases and the drain-
source voltage of M7 decreases and the source-drain voltage of
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M11 increases and the source-drain voltage of M10 decreases.
This results in the fact that transistor M12 is ON and transistor
M9 is OFF. Consequently the output goes to Vdd .
• φ = 1 then switches S1 and S2 are closed and S3 is opened. Due to the
perfect symmetric of the topology considering that we have not mis-
match, one can consider that the current through M7 and M8 for the
NMOS latch and the current through M10 and M11 for PMOS latch are
equal. As I1 + I2 + 2.I0 is the total current through the branch formed
by M2, M4, M5, M6, M7, M8, M10 and M11, then one can consider in
case of equilibrium of the current and perfect symmetric of the topol-
ogy that the current through M8 and M11 is I1+I22 + I0. This current is
mirrored in M9 and M12 and the output is near to zero Volt.
The comparator in Fig.45 [44] is based on the double folded cas-
code structure and includes a compensation circuit which provides offset and
charge-injection compensation as well as common-mode output voltage con-
trol. The uncompensated comparator is made up of transistors M3 - M6 and
current source transistors M7, M8. Diode connected transistors M1 and M2,
and current sources IB1 and IB2, set the input bias current and the input bias
voltage. The offset compensation circuit is provided by the differential stage
M9-Ml0, the current generator IB3, the storage capacitors CH1, CH2, and the
switches SA1 and SA2. The diode connected transistors M10A, M10B set the
bias current in M8A and M8B to IB3/2. Moreover the gate-source voltage of
M9 together with the gate-source voltage of M7 provide the output bias volt-
age. When switches SA1 and SA2 are closed, the uncompensated compara-
tor, and the compensation circuit are connected through two different loops,
one for the differential signal and other for the common-mode signal. When
switches SA1 and SA2 are opened, the two loops are disconnected and the
common-mode output level and the output offset voltage are both frozen in
the hold capacitors.
Another circuit reported in the technical literature [45] is shown in
Fig.46. This circuit can work at low voltage below 500 mV without dead
zone, but the input node rises from rail to rail. In fact, The circuit in Fig.46
does not work as current comparator but as current level detector. In Fig.47
the waveform of the current level detector proposed in [45]. In this example
the output voltage changes from high to low when the input crosses a certain
level. The output remains low for a while, after some time, it goes up and
remains up until Isensor = Ire f (see Fig.47 ).
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Figure 46 – Toumazou’s current comparator [45]
Figure 47 – Waveform from toumazou current comparator
4.2 PROPOSED CURRENT-MODE SCHMITT TRIGGER (CMST)
The current-mode Schmitt trigger proposed in this work is divided in
2 blocks, a current switch system and a current comparator [46], [47], [48].
4.2.1 Current comparator
We have used a modified topology of [45], that operates as a zero-
current level detector, rather than as a current comparator. We have shifted
the negative feedback in Fig.46 by one gate-source voltage VGS down for
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the NMOS and one source-gate voltage VSG up for the PMOS. This increase
the input impedance and reduce the resolution current, the minimum current
necessary at the input to rise from low to high. The modification has to goal
to force the topology in Fig.46 to have the small current resolution, when
used with switch system to form the CMST. As any current comparator this
zero-current detector level is divided in 3 blocks as shown in Fig.48. In the
Figure 48 – General topology of current comparator
next paragraph we have discussed, each block.
4.2.1.1 Current difference stage
A simple current difference stage is shown in Fig.48. We have the
current Idi f f = Isens− Ire f , if the current Idi f f > 0 then we have some current
entering in the gain stage and if Idi f f < 0, we have some current from the gain
stage to the difference stage.
4.2.1.2 Proposed gain stage
The proposed gain stage is shown in Fig.49 and has two feedbacks,
a positive feedback and a negative feedback. Initially we consider that the
current in the input node of the gain stage is zero. Then the input node voltage
is designed to some value close to Vdd2 .
When some current entering in the gain stage (Idi f f > 0), the input
voltage rises to high level, then the voltage at the output of the inverter formed
by M8 and M5 goes to low level. This voltage is shifted one gate-source
voltage down and up through M6 and M7 respectively and forms a negative
feedback through M2 and M3. This feedback increases the input resistance
61
Figure 49 – Proposed gain stage for current detector level (All NMOS has the
same width and length and all PMOS has the same width and length)Wp =
500nmWn = 600nm L= 180nm
Figure 50 – Wave form in the input and output of the proposed gain stage
of the gain stage, which allows a small resolution of the gain stage. After
some nanosecond delay the positive feedback acts on M1 and M4 to reduce
the swing at the input of the gain stage as shown in the Fig.49, when some
current goes from the gain stage to the difference stage (Idi f f < 0) the input of
the gain stage increases and the gain stage acts exactly as the case of Idi f f > 0.
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Then if Idi f f = 0 the input remains at some voltage close to
Vdd
2 . The
gain voltage is designed such a way that when the input of the gain stage is
closed to Vdd2 the output is goes low level.
Fig.50 shows the expected waveform of the proposed current detector
level. One can see that when the current Idi f f = 0 the output switches from
high to low level and return to high level when Idi f f 6= 0 after some delay tw,
tw represents the delay through the inverter formed by M9-M12. We can see
that the output waveform in Fig.50, is a zero-current level detector. This does
not represent the real logic of a current comparator. But to form a current
comparator we can use a flip-flop D in its output.
4.2.1.3 Output stage
The true current comparator logic is Idi f f > 0 the output of the gain
stage at high level and when Idi f f < 0 the output of the gain stage at low
level. Which is not the same logic with the current level detector in Fig.49.
Then to recover the current comparator logic from the gain stage (current
level detector) in Fig.49, with output waveform presented in Fig.50. We can
use at the output of the gain stage a simple flip-flop D as shown in FIg.51.
Figure 51 – Flip-Flop D logic
Fig.52 shows the full schematic of the current comparator.
Fig.53 shows the input and output waveform of the flip-flop D, when
we have used a flip-flop D in the output of the gain stage to recover a current
comparator logic. We can see that when the current Idi f f is close to zero,
the output of the gain stage of the current level detector (output1) switches
from high to low level and if the current Idi f f 6= 0 the output of the gain stage
(output1) switches from low to high level. the output (output1) of the gain
stage is the input of the flip-flop D. When the output1 Fig.52 goes from high
to low, the output of the flip-flop does not change. And some nanosecond,
when the output1 goes from low to high the output of the flip-flop changes
its state (High-low or low-high). Then using a flip-flop D in the output of the
gain stage (current level detector) allows to recover the current comparator
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Figure 52 – Proposed current comparator
Figure 53 – Output waveform of the proposed current comparator
signal as shown in Fig.53. In resume the proposed gain stage together with
the flip-flop forms a current comparator.
The input of the gain stage rises from low voltage to high voltage
(ground to supply voltage). Then we can limit this variation at the input using
together to the previous current comparator a current switch system to form
a current mode Schmitt trigger where we can reduce the hysteresis width to
allow that the input does not rise from high to low voltage.
4.2.2 Current mode Schmitt trigger
In Fig.54, the schematic of the proposed current mode Schmitt trigger
is shown. We consider initially that Ms1 is OFF, Ms2 is ON and the input node
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Figure 54 – Full schematic of the current mode schmitt trigger
voltage of the gain stage is at initial value greater thanVdd/2 and the output of
the flip-flop is at high level. The current reference is equal to I1+ I2, then we
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Figure 55 – Waveform of the current mode Schmitt trigger
Figure 56 – Configuration to simulate the current mode Schmitt trigger
Figure 57 – DC simulation of the hysteresis of the current mode Schmitt
trigger
consider that the current in the sensor Isens rises from some value below I1+I2.
As Isens < I1 + I2 the input node voltage of the gain stage discharge with the
current I1+ I2− Isens, when Isens is close to I1+ I2, the input node voltage is at
some voltage below the threshold voltage of the inverter formed by M5 and
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M8 in the gain stage and the output (output1) switches from high to low level
and return to high level after some nanosecond delay when Isens 6= I1 + I2,
as shown in Fig.55, this transition makes the output of the flip-flop switches
from high to low level, consequently the transistor Ms1 will be ON and the
transistor Ms2 will be OFF. The current reference is equal to I2 in this case.
Then the input node of the gain stage is discharged by the difference current
of Isens − I2. When Isens = I2 the input of the gain stage is at some value
below below the threshold voltage of the inverter formed by M5 and M8,
consequently the output of the gain stage (output1) switches from high to
low and return to high level, this transition makes the output of the flip-flop
switches from low level to high level, and Ms1 is OFF, Ms2 is ON, the current
reference is I1+ I2 and the input of the gain stage discharges another time.
The input node of the proposed gain stage is resistive. Then it rises
from low voltage to high, and the current reference for the difference stage
is affected directly by this variation. To avoid this fact at the input node of
the gain stage, we have reduced the hysteresis of the current mode Schmitt
trigger to 20 mV, this is V1−V2 = 20mV in Fig.55, then we have operated the
input node around 150 mV (150 mV +/- 20 mV), and the input node has a
small variation.
For simulation purposes we configure the setup in Fig.56, we have the
DC simulation of the current mode Schmitt trigger at two different supply
voltages Vdd = 0.7V and Vdd = 1V Fig.57. To avoid that the input node dis-
charge completely and make the input swing from zero volt to supply voltage,
we have to reduce the hysteresis to 20 mV with equivalent current in nano-
Ampere (13 nA). We can see that when we increase the supply voltage we
have some DC offset. This DC offset is due to the fact that when we increase
the supply voltage we have increased the level of the input node voltage. But
this does not affect the hysteresis of the current mode Schmitt trigger which
depends only on the current reference as shown in Fig.57. Then the hystere-
sis of the current mode Schmitt trigger depends only with the variation of the
current reference with process, voltage and temperature (PVT).
In the current mode Schmitt trigger we have used high swing current
mirror to copy the current reference. In the next section we have shown the
design of the high swing current mirror.
4.3 HIGH SWING CURRENT MIRROR
One way to increase the output impedance of a current mirror is through
the use of self-biased cascode current mirror, but the main drawback of self
biased cascode current mirrors is a very loss of signal swing, which is criti-
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Figure 58 – High swing current mirror
cal for low supply voltage. Then to decrease the supply voltage and operate
at low voltage we have used the high-swing current mirror [31]. The output
impedance is given by equation. (4.1). 1.
rout = rDS2b.gm2b.rDS1b (4.1)
The transistor M3 allows to bias properly the source of the transistor M2b at
some value greater than the saturation voltage of M1b.
Then using UCCM (Unified Charge Controlled Model) we have:
Vp3 = φt(
√
1+ i f3−2+ ln(
√
1+ i f3−1)) (4.2)
Vp2 =VS2+φt(
√
1+ i f2−2+ ln(
√
1+ i f2−1)) (4.3)
We suppose that M3 and M2 are identical transistors, then the same
threshold voltage and the same pinch-off voltage Vp. Then from equations
(4.2) and (4.3) we have:
VS2b = φt(F(i f3)−F(i f2)) (4.4)
where F(i f i) =
√
1+ i f i− 2+ ln(
√
1+ i f i− 1). Then to guarantee that the
transistor M1 remains in saturation, we haveVSM1 > φt(
√
1+ i f2+3) =VS2b.
From (4.2), (4.3), (4.4) we have:
φt(
√
1+ i f2+3) = φt(F(i f3)−F(i f2)) (4.5)
Transistors M1, M2, M3 have designed in moderate inversion then we have
5 = F(i f3)− F(i f2). We fix i f2 = 3 and one can obtain, 5 = F(i f3) and
i f3 = 26. In this design we chose k = 1, and M1, M2 as identical transistor.
Then we have IS1 = IS2 =
IS3
7 .
1More information about the design of the current mirror is given in [31]
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To reduce the mismatch, we have to increase the total area [31]. In-
creasing so much the width and the length of the transistor reduces the fre-
quency transition [31]. Then we have a trade-off between the mismatch and
the frequency transition. This results of the value of the width and length of
M1a, M1b, M2a, M2b and M3 as shown in table4.
Table 4 – Width and length of the high swing current mirror shown in Fig. 58
W L
M1a 1 µm x2 L = 3µm
M1b 1 µm x2 L = 3µm
M2a 1 µm x2 L = 3µm
M2b 1 µm x2 L = 3µm
M3 1 µm x12 L = 3µm
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5 MOBILITY-COMPENSATED TIME REFERENCE
Mobility-compensated time reference is a new approach to design a
time reference which can be independent with process, voltage and tempera-
ture (PVT) variations. This chapter is divided in two parts, the design of the
mobility-compensated time reference, and the experimental results of the fab-
ricated integrated circuit in 180 nm. To design the mobility-compensated time
reference generator, we have used a zero-Vt self-biased current source (chap-
ter 2), a Voltage controlled current source (chapter 3), and a current mode
Schmitt trigger (chapter 4). Measurements of the time reference were taken
for the characterization of the figure of merit (FOM) described in appendix
B.
The proposed mobility-compensated time reference is shown in Fig.59.
Figure 59 – Block’s diagram of the proposed time reference
5.1 PRINCIPLE OF THE MOBILITY-COMPENSATED TIME REFERENCE
• Charging:
Initially, suppose that the output of the current-mode Schmitt trigger is
high. In this case, the current through S1 is zero and that through S2 is
I1+ I2 Fig.59, thus, the capacitor is charged by the current I1+ I2. The
capacitor voltage is converted into a current by the voltage-controlled
current source (VCCS) Fig.60. The voltage-to current conversion is
achieved through MOSFET operating as resistor. This current, Ic, is
compared to I1 + I2. When Ic greater than I1 + I2 the output of the
CMST switches from high to low.
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Figure 60 – Waveform of the proposed time reference
• Discharging:
After the output of the CMST switches from high to low level, the cur-
rent in S1 switches from 0 to K.I1 and the current of S2 switches from
I1 + I2 to I2. K is such that K.I1 > I2; thus, K.I1− I2 is the discharging
current of the capacitor. The capacitor voltage is converted to Ic which,
in turn, is compared to I2. When the current Ic becomes less than I2, the
output of the CMST goes from low to high and the capacitor is charged
once again by the current I1+ I2.
The hysteresis width is equal to I1 and the slope factor of the cur-
rent Ic is proportional to I1, due to the fact that the capacitor is charged by
I1 + I2. Then if we have some variation in the current reference due to pro-
cess, voltage and temperature (PVT), the hysteresis of the Schmitt trigger will
increase or decrease according to the variation of the current reference, but
the slope factor of the current Ic will increase or decrease proportionally with
the hysteresis current I1 and the period of charging or discharging will not be
affected.
At this point we can conclude that if the zero-Vt current source varies
due to PVT, the period of oscillation will remain the same due to the fact that
the current Ic will track the variation of the current reference, increasing or
decreasing the slope factor of Ic. The current Ic =Vc.gmd16 where gmd16 (see
Fig.61) is the conductance of the zero-Vt MOSFET as resistor M16 in the
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voltage controlled current source Fig.62.
Figure 61 – Conductance of the MOSFET as resitor
Then this resistor varies too, with PVT. It is for this reason that we have
designed the zero-Vt self-biased current source which is a copy of the specific
current of the zero-Vt and we have biased all zero-Vt MOSFET used in this
topology by the same voltage gate which isVG. This means that if the zero-Vt
as resistor varies, the current reference will vary proportionally to compensate
the variation of the zero-Vt MOSFET as resistor, increasing or decreasing
the current reference according to the variation of the zero-Vt as resistor. In
Fig.62 we have the full schematic of the proposed mobility-compensated time
reference. The zero-Vt self-biased current source is shown in chapter 2. The
voltage controlled current source in chapter 3 and the current-mode Schmitt
trigger is shown in chapter 4. The Vbias in Fig.62 is defined in the high swing
current mirror section 4.3 and the VG is defined in chapter 2.
Initially we suppose that M1 is OFF and M2 is ON, thus, the current
through M5 is I1+ I2. This current is mirrored to one of the current compara-
tor input through M6. Since M1 is OFF, the current through M13 and M14 is
zero, consequently the capacitor is charged by the current I1+ I2. The voltage
across the capacitor is converted into a current by means of the zero-Vt tran-
sistor M16. This current labeled Ic, a copy of Ic will be compared to I1 + I2
in the current comparator. If Ic > I1 + I2, the output of the current compara-
tor will switch from high to low, This means that the transistor M1 will turn
ON and M2 will turn OFF, the current through M5 is now I2 and the current
through M13 and M14 is K.I1. Thus, the current I2 is mirrored through M6 to
the current comparator input and also to the capacitor node through M7. The
capacitor discharges with a rate equal to the current K.I1− I2. The capacitor
voltage is converted into current Ic by the voltage controlled current source
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Figure 62 – Full schematic of the proposed mobility-compensated time refer-
ence
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and compared to I2. If Ic < I2, the output will switch from low to high.
5.1.1 The MOSFET as a capacitor
Figure 63 – PMOS device as capacitor
The structure of the MOSFET as a capacitor [49], is shown in Fig.63.
In our design, the voltage range of the MOSFET that operates as a capacitor is
within VC1 and VC2 which, in turn, are a function of the charging/discharging
currents according to gmd9(VC1−VC2) = I1. The value of theVC1 must be less
than the saturation voltage of the zero-Vt MOSFET, while the capacitor has
to operates in a linear region, either the accumulation or the inversion region.
We have plotted the graph C-VGB. In our design we have used a PMOS
transistor as a capacitor and biased the bulk with the supply voltage, which
is supposed to vary within wide range, from 700mV to 1.8V. We have to
guarantee that the capacitor remains in the inversion region, when the supply
voltage varies. In the range of operation of the supply voltage in our time
reference, the MOS capacitor remains in inversion region. Fig.65 shows the
variation of the capacitance with the supply voltage. This simulation was run
with the setup of Fig.64.
Figure 64 – setup for simulation of the non linear capacitor under different
bias bulk level
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Figure 65 – Oxide capacitance C
′
ox at different bias voltage
From Fig.65, one can see that for a bulk voltage equal to 700 mV,
and a gate voltage equal 100 mV, the gate-bulk voltage will be -600 mV.
When the bulk voltage is 1.8 V and the gate voltage at 100 mV the equivalent
gate-bulk voltage will be -1.7 V and the MOSFET as capacitor will remain
in inversion. The range of operation is shown by V1 and V2, where V1 −
V2 = 20mV as shown Fig.65. Thus, We can conclude that the non linearity
observed in Fig,65 does not affect the period of oscillation.
In [49] the value of the MOSFET as capacitance is modeled as:
C = KC.C
′
ox.W.L (5.1)
where in strong inversion and accumulation Kc ≈ 1.
5.2 MATHEMATICAL MODEL OF THE PROPOSED MOBILITY-COMPENSATED
TIME REFERENCE
The capacitor is charged by constant current then we have,
Vc =
(I1+ I2).T1
W.L.C′ox
(5.2)
The hysteresis of the current mode Schmitt trigger is I1. And the resistor in
the voltage controlled current source is gmd16. Then we haveVc =
I1
gmd16
, from
equation.(5.2),
T1 =
I1.W.L.C
′
ox
(I1+ I2).gmd16
(5.3)
with gmd16 =
2.IS
φt (
√
1+ ir16−1) the non-linear resistor. The charging period
can be expressed as,
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T1 =
I1.W.L.C
′
ox
(I1+ I2).
2.IS
φt (
√
1+ ir16−1)
(5.4)
where IS = W2.Lµnn.C
′
oxφ 2t is the specific current of the zero-Vt MOSFET as
resitor. The charging period is given by,
T1 =
I1.W.L.C
′
ox
(I1+ I2).(WL µnn.C
′
oxφt)(
√
1+ ir16−1)
(5.5)
One can observe that the oscillation period is independent of the oxide capac-
itance. The period oscillation is given by:
T0 = T1+T2 (5.6)
where T1 =
T2
D , T2 is the discharging period as shown in Fig.60. D is the duty
cycle. This duty cycle is given by D= I1+I2K.I1−I2 .
T0 = T1(D+1) =
(D+1)I1.L
(I1+ I2).( 1Lµnn.φt)(
√
1+ ir16−1)
(5.7)
After some simplification one can come to the result of the frequency of os-
cillation,
f0 = [
(K.I1− I2)(I1+ I2)(n(
√
1+ ir16−1))
I21 (K+1).L2
].µn.φt (5.8)
Then we can simplify the frequency of oscillation in two terms, the de-
sign parameter A= (K.I1−I2)(I1+I2)(n(
√
1+ir16−1))
I21 (K+1).L
2 and the technology parameter
µn.φt . And the frequency of oscillation can be reduced to.
f0 = A.µn.φt (5.9)
In chapter 2 we have proved that the inversion level of the transistor M2zvt in
the zero-Vt self-biased current source is constant with respect to process and
temperature variations due to the fact that it is a specific current extractor,
then as the transistor zero-Vt M17 used as resistor in the voltage controlled
current source is biased by the same voltage gate VG of the transistor M1zvt
and M2zvt , Fig.30, one can consider that the reverse inversion level of the
transistor M16 in Fig.62 is more or less constant and ir16 ≈ i f2zvt ≈ ir1zvt .
i f2zvt and ir1zvt represent the forward inversion and the reverse inversion level
of M2 and M1 respectively in Fig.30. Therefore the design parameter ’A’ is
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also independent with process and temperature variations, since we consider
that the slope factor is independent with temperature variation.
f0 = [
(K.I1− I2)(I1+ I2)(n(
√
1+ i f2zvt −1))
I21 (K+1).L2
].µn.φt (5.10)
The variation of the frequency with respect to temperature is,
δ f0
δT
= A(
k
q
.µn+φt .
δµn
δT
) (5.11)
in chapter 1 we have given some theory about the mobility variation
with respect to temperature variation and we can resume that the surface mo-
bility in MOSFET device can be approximated to the mobility of the bulk in
high temperature and low field. the bulk mobility is defined as µn = µ0( TT0 )
−β
where β is a constant(chapter 1).
After some manipulation of equation(5.11), we have,
δ f0/ f0
δT
=
(1−β )
T
(5.12)
From equation.(5.12) we can interpret that if β = 1 the frequency f0
will be independent of temperature variation. The percent variation of the fre-
quency with respect to temperature is independent of frequency. From equa-
tion.(5.12) we can interpret too, that at high temperature the percent variation
of the frequency is very small.
5.3 SIMULATION RESULTS
Fig.66 shows the layout of the proposed mobility-compensated time
reference, where the total area is approximately 0.01 mm2. without output
buffer.
Fig.67 shows the output simulation of the mobility-compensated time
reference and Fig.68, shows the layout and the bonding diagram of the chip.
The triangular waveform is the output of the capacitor. The output of the
CMST shows the width of the hysteresis, which is close to 25 mV in simula-
tion. The period of oscillation is close to 32 kHz. The Monte Carlo simulation
for 247 samples resulted in the histogram shown in Fig.69 with a mean value
of 32,5 kHz and a standard deviation of 2.33 kHz. This standard deviation is
due to the mismatch in the current mirror and differential pair.
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Figure 66 – Layout of the proposed time reference
5.4 TEST AND MEASUREMENT RESULTS
The proposed time reference was designed in the 180 nm bulk CMOS
technology under the MPW (MultiProject Wafer) program by the MOSIS
service. We received 40 integrated circuits (ICs). In each ICs we have 8
oscillators, with the goal to check the process variation in the same die and
process variation in different dies. Fig.70 shows the die photo of the chip.
Fig.71 shows the setup of the measurement system, in which the prototype
ICs is placed in a PCB and supplied by a voltage source.
To access the DC transfer characteristic, which is the hysteresis, of
the fabricated oscillator we have applied the DC voltage at the input of the
voltage controlled current source. This voltage varies from 70 mV to 280
mV,
The DC transfer characteristic of the current mode Schmitt trigger is
shown in Fig.72. This measurement was done using Agilent precision instru-
ment analyzer 4156C. Fig.72 shows a hysteresis width which is in turn of 17
mV, the calculated hysteresis width is 20 mV, this is a offset voltage in turn of
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Figure 67 – Simulation result of the proposed time reference : the triangular
waveform is the capacitor voltage and rectangular wave form is the output of
the CMST, for Vdd = 1 V Temp = 27◦C
3 mV, this offset voltage is due to mismatch in differential pair and/or current
mirror.
We have tested a total of 280 circuits (8 circuits in 35 ICs). The range
of the output frequency was from 29 kHz to 34kHz. Fig.73 shows the fre-
quency variation versus percentage of the total number of tested oscillator
with a supply voltage of 1 V. From this figure one can observe that more than
20% of all the tested oscillators are accurate. The lower value of frequency is
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Figure 68 – Layout and the bonding diagram of the proposed time reference
around 29 kHz and the higher value is around 34 kHz, this is due to mismatch
and process variation.
Fig.74 shows the output waveform of the device under test, for a sup-
ply voltage equal to 1V and temperature 20◦C. We can interpret that from the
standard deviation measurement over time of 0 value, ascertain about precise-
ness and stability of this oscillator. The oscilloscope used in measurement has
a large bandwidth of 2 GHz. As oscilloscopes are broadband measurement
instruments, the higher the bandwidth of the scope, the higher will be the
vertical noise.
Therefore another set of measurement was done using a low band-
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Figure 69 – Monte Carlo Simulation for the proposed mobility-compensated
time reference
Figure 70 – Die photo of the time reference
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Figure 71 – Device under test
Figure 72 – (a)Experimental result of the hysteresis in the current mode
schmitt trigger with Vdd= 700 mV and T = 20 ◦C (b) Block diagram of the
setup of the measurement
width (300 MHz, 9 bit resolution) digital oscilloscope namely, Tektronix R©
TDS3032B. The use of this oscilloscope to measure the response of oscillator
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Figure 73 – Results of all the thirty five prototype chips (eight oscillator per
die)
Figure 74 – The output measurement result of one of the oscillator. Vdd = 1
V , Temp = 20 ◦C, using Tektronix R© DPO 52000.
shows that, the amplitude noise in the waveform is considerably reduced. The
result of one such measurement is shown in Fig.75.
5.4.1 Variation of oscillation frequency with supply voltage
We have varied the supply voltage from 0.7 V - 1.8 V, to test the depen-
dence of the frequency with the supply voltage. Fig.76, shows the oscillation
frequency for different oscillators in the same die. The minimum variation
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Figure 75 – The output of one of device which is accurate, precise and stable,
in horizontal scale each division correspond to 20 µs and in vertical scale
each division correspond to 500 mV, Vdd = 1 V, T = 20 ◦C.
that we got with supply voltage variation is 0.05 %/V, with the above range
of the supply voltage and the maximum is 0.7%/V.
Table 5 – Current consumption of the time reference at Vdd = 1 V and T = 20
◦C (Internal temperature of the Lab environment)
BLOCKS POWER
SELF BIASED CURRENT SOURCE 42 nW
VOLTAGE CONTROLLED CURRENT SOURCE 40 nW
CURRENT MODE SCHMITT TRIGGER 70 nW
Total 152 nW
The table5 shows the total current consumption at supply voltage 1 V
and temperature 20◦C. The bias voltage VG of the zero-Vt as resistor M16
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Figure 76 – Result of the supply voltage variation from 700 mV to 1.8V for
all height circuits in one die,(each die contains height relaxations oscillators)
in Fig.62 varies with the supply voltage. This means that at different supply
voltage the equivalent transconductance of the transistor M16 could vary and
this affects the oscillation period. This is the main reason of the variation
of the oscillation with the supply voltage. But this variation is in turn on
0.1 % and present in simulation a total variation of the oscillation period of
0.02%/V. In test and measurement result we got a total variation of 0.05%/V
for the good case and the worst case 0.7%/V.
5.4.2 Temperature variation
To test the oscillator response with respect to (i.e., w.r.t) temperature,
we have varied the temperature from -20 ◦C to 80 ◦C. This test was done
using a thermal chamber, and the response was observed on an oscilloscope.
Throughout the test we have used a supply voltage of 1 V; the setup is shown
in Fig.77. The variation of frequency response w.r.t., temperature is shown in
Fig.78. We tested 5 oscillators from different dies. The minimum variation in
the range of -20 ◦C to 80 ◦C, is around 30 ppm/◦C and the maximum variation
is 90 ppm/◦C. At temperatures > 40◦C, the frequency is stable with respect
to temperature variation.
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Figure 77 – Temperature variation setup for device under test
Figure 78 – Oscillation frequency versus temperature variation from -20 ◦C
to 80 ◦ C for five different dies.
5.4.3 Short term noise analysis
For short term noise analysis, we have used the jitter as the criterion to
characterize the oscillator. Typically, in commercial crystal oscillators, at 32
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Figure 79 – Histogram of the distribution of the jitter for 96 oscillators
kHz there is a jitter of 100 ps [50] . We have tested 96 oscillators for jitter, and
the distribution of the standard deviation of the jitter is shown in Fig.79. the
jitter in the case of the smallest deviation of 2 ns which is 66 ppm is shown in
Fig.80.
Figure 80 – Jitter measurement using Tektronix R© DPO series 52000
5.4.4 Long term analysis
The standard deviation does not provide a direct way to distinguish
types of noise or variation and thus to distinguish sources or causes of mea-
surement variability it is used the Allan deviation. Then the Allan deviation
inherently provides a measure of the behavior of the variability of a quantity,
as it is averaged over different measurement time periods, which allows it to
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directly quantify and to simply differentiate between different types of signal
variation. Long term stability was analyzed using Allan deviation. An in-
troduction to Allan deviation is presented in appendix B. The Allan variance
or Allan deviation basically defines two types of noise which can increase or
decrease the frequency drift over time,
• White noise process: White phase noise and White frequency noise
falls in this type
• Flicker noise process : Flicker phase noise and Flicker frequency noise
falls in this type
Fig.81 shows the Allan deviation of one of the time reference after 3
hours of test. One can interpret that after 100 ms the Allan deviation in part-
per-million (ppm) is less than 500 and after 10 s is less than 20. And also in
Fig.81, the Allan deviation plot shows that our time reference will be affected
by the white noise process on the short term. But, on long term, the flicker
noise process will affect the time reference and its value after 100 ms is 500
ppm and fall to 20 ppm after 10 seconds.
Figure 81 – Allan deviation plot for three hours run of device under test.
In Table6 we have compared our work with the work reported in liter-
ature, according to standard specifications. The main problem in literature is
that generally the result of only one oscillator is reported in relation to sup-
ply voltage and temperature variation, And many of the relaxation oscillator
does not show the study of the jitter. Our design shows a good stability with
supply voltage variation ( 500 ppm/V) compared to others works in literature.
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the temperature accuracy is turn on 0.3% with 152 nW of power consumption
and only 66 ppm of jitter.
NI = Not Informed
Table 6 – Summary of measured result and comparison to previous work
Prev work Process(nm) Area (mm2) Freq (kHz) Power (µW ) Temp Acc(%) Temp range ◦C Voltage accuracy(ppm/V) Jitter(ppm)
[23]ISSCC’13 65 0.032 18.5 0.12 +/-0.25 -40 to 90 10000 ppm/V NI 1
[25] ESSCIRC’08 65 0.11 100 20.8 +/-1.1 -22 to 85 23000 ppm/V NI
[51]VLSI’12 90 0.12 102 0.28 +/-0.68 -40 to 90 57000 ppm/V NI
[52]ISSCC’09 180 0.04 14.103 45 +/-0.19 -40 to 125 16000 ppm/V NI
[53]ISSCC’11 130 0.01 3.7.10−4 0.00066 +/-0.14 -20 to 60 4700 ppm/V 2000
[54]VLSI’12 60 0.048 32.7 4.48 +/-0.1 -20 to 100 600 ppm/V NI
[55]ISSCC’09 130 0.073 3200 38.2 +/-0.25 20 to 60 40000 ppm /V NI
[56]ISSCC’10 180 0.016 31.25 0.36 +/-0.4 NI 50000 ppm /V NI
This work 180 0.1 32 0.15 +/-0.3 -20 to 80 500 ppm/V 66
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6 CONCLUSION
This final chapter presents a summary of the main findings of this
work and a short overview of the possible applications and research topics
originating from this work that could be investigated in the future.
6.1 MAIN RESULT
• Low-doping MOSFET used as resistor shows a small variation with
process and temperature variation when compensated by thermal volt-
age, compared to a standard MOSFET. In the proposed time reference
the use of the zero-Vt self-biased current source allows to generate
some current source which in turn has the same PVT variation with
the zero-Vt MOSFET used as resistor. This allows that we can track
the variation of the MOSFET as resistor. Thus, the variation of zero-Vt
as resistor does not affect our time reference.
• Mobility-Compensated time reference can be used as time reference
in some range of temperature (30 ppm /◦C) and wide range of supply
voltage with 66 ppm of Jitter. At high temperature (Temp≥ 27 ◦C), the
proposed time reference is stable and precise, due to the fact that the
mobility is stable at high temperature. The long term study with Allan
variance shows some 500 ppm variation due to white noise process at
long term. Thus, the proposed time reference could be used in place of
crystal oscillators in applications where only precision and stability are
required(e.g Clock for power management).
• Used a current comparator, instead of voltage comparator in relaxation
oscillator, can allow to track the PVT variation of the current reference
and consequently produce more stable frequency, and achieve some
precise time reference.
6.2 FUTURE WORK
We can improve the performance of the relaxation oscillator in relation
to mismatch, temperature and jitter. To increase the performance in relation
to mismatch we have to increase the total area in the voltage controlled cur-
rent source and the high swing current mirror. To increase the performance in
relation to the short term stability, it will be necessary to increase the power
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consumption, this will reduce the jitter. One problem in the design of the
relaxation oscillator using a current comparator, is that he has a few publica-
tions of current comparator with good performance in literature. Then, it is
necessary to improve the topology of the current comparator to achieve, high
speed and small input current resolution, which can work also at low supply
voltage without a dead zone.
APPENDIX A -- Advanced Compact Model
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Main equation using Advanced Compact Model (ACM):
ID = IF − IR (A.1)
ID is the drain-source current, IF is the forward current and IR is the
reverse current.
IF = IS.i f (A.2)
IR = IS.ir (A.3)
IS is the specific current, i f is the forward inversion level, ir is the
reverse inversion level.
ID = IS(i f − ir) (A.4)
Unified Charge Control Model (UCCM)
Vpi−Vsbi = φt(
√
1+ i f i−2+ ln(
√
1+ i f i−1)) (A.5)
Vpi−Vdbi = φt(
√
1+ iri−2+ ln(
√
1+ iri−1)) (A.6)
where Vpi =
Vgbi−Vth
n is the pinch-off voltage, Vth is the threshold volt-
age. n is the slope factor.
gms =
2.IS
φt
(
√
1+ i f i−1)) (A.7)
gmr =
2.IS
φt
(
√
1+ iri−1)) (A.8)
gms and gmr are transconductance related to the source and the drain
respectively.
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APPENDIX B -- Figure of Merit of the oscillator as time reference
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B.1 FIGURE OF MERIT
Figure 82 – Illustration of Precision-Stability-Accuracy
The FOM used in this work is divided in, 1 Accuracy, 2 Stability, 3
Precision. Fig.82 illustrates the accuracy, precision and stability that we will
discuss in the next section.
B.1.1 Accuracy
Accuracy is the degree of conformity of a measured or calculated value
to its definition. Accuracy is also related with the offset from an ideal value.
For example, a time offset is the difference between a measured on-time pulse
and an ideal on-time pulse. Frequency offset is the difference between a mea-
sured frequency and an ideal frequency with zero uncertainty as shown in
equation.B.1. This ideal frequency is called the nominal frequency. In this
work this nominal value is 32 kHz.
fo f f set =
fmeasured− fnominal
fnominal
(B.1)
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This frequency offset is defined in part-per million this is
α = fo f f setx106(ppm) (B.2)
B.1.2 Precision
Precision is the random uncertainty of a measured value, expressed by
the standard deviation or by a multiple of the standard deviation. Then we
can say that the accuracy is the closeness of the agreement between the result
of a measurement and a true value.
B.1.3 Stability
Stability indicates how well an oscillator can produce the same time
or frequency offset over a given time interval, it doesn’t indicate whether
the time or frequency is “right” or “wrong”. Stability and accuracy are two
different terms because, accuracy indicates how well an oscillator has been set
on time or on frequency. To understand this difference, consider that a stable
oscillator that needs adjustment might produce a frequency with a large offset.
Or an unstable oscillator that was just adjusted might temporarily produce
a frequency near its nominal value. Fig.82 shows the relationship between
accuracy and stability.
Stability can be divided into: 1. Short-term stability that refers to
fluctuations over intervals less than 100 s. and 2. Long-term stability usually
refers to measurement intervals greater than 100 s, but for robust behavior it
should be greater than 1 day for an oscillator [57].
Mathematically stability is defined as the statistical estimate of the
frequency or time fluctuations of a signal over a given time interval. These
fluctuations are measured with respect to a mean frequency or time offset as
shown in equation.(B.1). Stability estimates can be made in either the fre-
quency domain or time domain, and can be calculated from a set of either
frequency offset or time interval measurements. In some fields of measure-
ment, stability is estimated by taking the standard deviation of the data set.
However, standard deviation only works with stationary data, where the re-
sults are time independent, and the noise is white, meaning that it is evenly
distributed across the frequency band of the measurement. Oscillator data is
usually non-stationary, since it contains time dependent noise contributed by
the frequency offset. With the stationary data, the mean and standard devi-
ation will converge to a particular value. As more measurements are made
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with non-stationary data, the mean and standard deviation never converge to
any particular value. Instead, there is a moving mean that changes each time
we add a measurement. For these reasons, a non-classical statistic like Allan
variance can be used to estimate long term stability in the time domain. The
Allan variance is a two-sample variance formed by the average of the squared
differences between successive values of a regularly measured quantity taken
over sampling periods from the measuring interval up to half the maximum
measurement time. But since it is the square root of the variance, its proper
name is the Allan deviation. The equation of Allan deviation is,
σ f (τ) =
√
1
2.(M−1)Σ
M−1
i=1 ( fi+1− fi)2 (B.3)
M is the number of sample and fi is the frequency at the time τi. The
stability is again divided in two parts: long term stability and short term sta-
bility.
Also, standard deviation does not provide a direct way to distinguish
types of noise or variation, and thus to distinguish sources or causes of mea-
surement variability, we can use the Allan deviation. Because Allan deviation
can measure the behavior of the variability of a quantity over different mea-
surements of time period, which allows it to directly quantify and differentiate
between different types of signal variation, [57], [58].
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